: Instructions for creating primary clocks, generated clocks (for PLLs/dividers), and defining clock attributes like jitter (uncertainty) and latency.
: Automatically adding buffers to long wires to reduce interconnect delay and fix high fan-out nets.
: Instructions for creating primary clocks, generated clocks (for PLLs/dividers), and defining clock attributes like jitter (uncertainty) and latency.
: Automatically adding buffers to long wires to reduce interconnect delay and fix high fan-out nets.